ABSTRACT This paper presents a demodulation algorithm for automatic identification system (AIS) signals received by a satellite. The main contribution of this work is to consider the phase recovery problem for an unknown modulation index, coupled with a time-varying phase shift. The proposed method is based on a demodulator introduced in a previous paper based on a Viterbi-type algorithm applied to an extended trellis. The states of this extended trellis are composed of a trellis-code state and of a cyclic redundancy check state. The bit stuffing mechanism is taken into account by defining special conditional transitions in the extended trellis. This algorithm estimates and tracks the phase shift by modifying the Euclidean distance used in the trellis. Simulation results obtained with and without phase tracking are presented and compared in the context of the AIS system.
INTRODUCTION
The objective of this paper is to present a new phase-recovery scheme for demodulation of automatic identification system (AIS) signals received by satellite. The AIS system is a radio frequency-based communication system designed primarily as a collision avoidance system for large vessels. AIS messages consist of short bursts broadcasted in VHF with a self-organized TDMA (SO-TDMA) access [1] . The AIS system was not originally conceived for a satellite reception. However, it appears possible to demodulate AIS signals recorded by a satellite for maritime traffic surveillance. Even if operational systems are existing [2] , new systems are under study in order to improve the detection rate of AIS signals [3] [4] [5] [6] [7] [8] . One interesting way to improve this detection rate is to optimize the demodulation in order to work at low values of E b /N0. A powerful algorithm using the cyclic redundancy check of AIS signals to correct transmission errors (and considering bit-stuffing) was derived by the authors in [9] , assuming a perfect phase recovery. In this paper, we propose a phase recovery scheme coupled with this algorithm leading to a very limited performance degradation. Phase recovery of AIS signals appears to be a challenging problem, especially because of possibly large fluctuations of the modulation index from an AIS equipment to another, due to the electronic of the transmitter. In this context, residual frequency offset and phase noise effects appear to be second
The authors would like to thank the DGA (French government defence agency) and the CNES (French government spatial agency) for funding. order problems. Note that the AIS system is an already operational system, in which link budgets between vessels allow the use of non coherent demodulators while keeping large margins. With non coherent demodulators and large margins, phase fluctuations and modulation index inaccuracy have limited consequences. However, when trying to optimize the value of E b /N0 with a coherent demodulator for satellite reception, specific approaches have to be considered. The algorithm proposed here is based on a per survivor processing (PSP) approach [10] . The main constraint for the algorithm design is to control its computational complexity (because of the large trellis [9] ). This prevents us to use a decision directed algorithm [11, 12] and imposes to consider a very simple phase estimation upgrade of [9] . The proposed algorithm with joint phase recovery and demodulation/decoding is compared with an alternative approach using the Viterbi and Viterbi non data aided (NDA) phase recovery algorithm [13] followed by the demodulation/decoding presented in [9] .
The principle of the approach proposed in [9] consists of designing an extended trellis for which a particular Viterbi algorithm is performed. This extended trellis is defined by extended states composed of a cyclic redundancy check (CRC) state and a trellis code (TC) state. On the other hand, the bit stuffing procedure is taken into account by introducing particular conditional transitions in the extended trellis. The principle of the extended trellis and its conditional transitions has been addressed in [9, 14, 15] assuming perfect phase recovery. The main contribution of this work is to consider the phase recovery problem by incorporating the unknown phase in the Euclidean distance used in the trellis of [9] and by minimizing this distance at each symbol period with respect to the phase.
The paper is organized as follows. Section 2 presents the transmitter characteristics and the received signal model. Section 3 describes the detection algorithm with a specific attention to the phase tracking technique, which constitutes the main novelty of this paper. Some simulation results are given in section 4, which illustrate the performances of the proposed approach on a realistic AIS simulator, developed by the CNES of Toulouse, France. Conclusions are reported in Section 5.
TRANSMITTER DESIGN AND CHANNEL MODEL
This paper considers single-user AIS transmissions. The information sequence is composed of 168 bits, on which is computed a 16-bit CRC. This CRC is concatenated to the 168 information bits. The bit stuffing procedure is then applied to the resulting sequence. The frame is encoded using the NRZI coding, and then modulated using a GMSK modulation. Some properties of the different parts of the transmitter design are briefly recalled below.
Cyclic redundancy check properties
It is well known that the CRC is defined as the remainder of the division (modulo 2) of the polynomial derived from the data and a standardized generator polynomial, whose degree equals the length of the CRC plus one. Some zeros may be inserted before the remainder in order to obtain a fixed-length CRC. A comparison between the CRC computed from the received data and the CRC contained in the data frame allows the receiver to detect some errors. A key property of the CRC is that it can be computed iteratively by initializing the CRC to a standard value and by applying operations sequentially to each data bit [9] . This very important property enables an extended trellis to be defined, as explained in section 3.2. On the other hand, since the CRC is included in the information bits on which it is computed, one can define a joint CRC on the bit sequence composed of the data and the CRC. No error is detected at the receiver if this joint CRC is zero, i.e.,
(1)
Bit stuffing procedure
The bit stuffing procedure presents two main goals: i) by generating additional transitions in the transmitted signal, it allows the receiver to re-synchronize its clock; ii) it enables specific bit sequences to be avoided, such as begin or end flags. In the AIS system, a bit 0 is added after five consecutive bits 1, in order to avoid that a data sequence is considered as the end frame flag byte (composed of two bits 0 on each side of six consecutive bits 1). By definition of the stuffing bits, their presence and their location are random. The receiver must then detect and localize them before recovering the information bits.
GMSK modulation
The bit sequence obtained after the bit stuffing procedure is encoded using the non-return-to-zero inverted (NRZI) coding. The resulting sequence is modulated with the Gaussian minimum shift-keying (GMSK) modulation. Recall that, in the GMSK modulation, the transmitted signal s(t) is a constant-modulus signal defined as
where the phase θ(t; B) contains the information symbols
In (2), T is the symbol period, B = {b k } is the bit sequence, h is the modulation index, and q(t) is the GMSK waveform [1] . In the AIS system, the modulation index is theoretically equal to h = 0.5. However, the actual modulation index can be significantly different (±15% variations can be observed). At the receiver, non-data aided (NDA) estimation of the modulation index (e.g., see [16] ) is very difficult because the bursts are very short with low E b /N0. A rough estimation is possible using the known preamble of AIS signals (32 bits). However this estimation is inaccurate. Consequently, it appears pragmatic for the receiver design to model the effect of an inaccurate modulation index as a simple random phase fluctuation.
Received signal model
Denote by s(t) the signal generated by the GMSK modulator. In this paper, one considers a frequency-flat channel, whose transmission delay and Doppler shift are known by the receiver. These parameters could for instance be estimated by correlation-based techniques using the headers as pilot symbols. However, these estimation issues are beyond the scope of this paper and will be addressed in future works. As mentioned above, variations of the modulation index can be interpreted as a random phase shift φ(t), so that the received signal can be expressed without loss of generality as
where n(t) is a white additive Gaussian noise independent of the transmitted signals. The objective is to recover the information data contained in the signal s(t) from the received signal r(t). To that end, one proposes to generalize the CRC-based detection method proposed in [9] which jointly detects and removes the stuffing bits, and detects the information bits by incorporating a phase tracking procedure.
RECEIVER DESCRIPTION

General principle
The received signal (3) is first passed through a matched filter (MF) and sampled with one sample per symbol. Let r k denotes the sample obtained for the kth symbol period. Denote as K the number of received symbols. One assumes that the phase variations are sufficiently slow to consider the phase shift φ(t) as constant during the kth symbol, i.e., φ(t) = φ k . Hence, only one value of the phase has to be estimated. The objective of the Viterbi algorithm developed here is to determine the maximum likelihood symbol sequence which minimizes the square Euclidean distance defined by
where m k denotes the sample of the kth estimated symbol after MF. Due to the possible presence of stuffing bits and the use of the CRC, the minimization should satisfy the two following constraints
1. the joint CRC should verify (1).
2. the number of consecutive bits 1 is upper bounded by a value P , specified by the application standard (P = 5 for the AIS).
In the algorithm designed in this paper, these constraints are taken into account by defining a so-called extended trellis introduced initially in [9] , whose states (referred to as extended states) are composed of a CRC state and a trellis code (TC) state. To ensure the first constraint, the trellis paths end with final states that give a message whose joint CRC is zero (hence, paths corresponding to a non zero CRC do not appear in the trellis). On the other hand, constraint 2 is obtained by defining specific transitions in the extended trellis. The extended trellis and the specific transitions are defined below, where the term CRC refers to as the joint CRC defined in section 2.1.
Extended trellis construction
Since the CRC can be computed iteratively, it can be initialized to a particular value given by the CRC standard, and then updated at each received bit. A CRC state is then defined as a particular intermediate CRC value. Two consecutive CRC states are connected if the second CRC state can be obtained from the first one by including a bit 0 or a bit 1.
To compose an extended state, a CRC state is associated with a state of the trellis code (a TC state) and both trellis behave in parallel with the same bits. This mechanism is depicted in (5) , where the integer k corresponds to the kth received symbol.
CRC state TC state
Extended state
The number of states associated with the extended trellis equals the product between the number of states of the TC trellis (i.e., 4 for the AIS system) and the number of states of the CRC trellis (i.e., 2 16 ). The total number of states per symbol is therefore 2 18 = 262 144. The decoding of an AIS message requires about 1 second per message for our simulator programmed in C with a 2.6-GHz processor. This is in agreement with the AIS application (even if the total number of states can seem to be large) which requires any message to be processed in less than 5 seconds. It is interesting to note here that the average computation time could be reduced by applying the proposed error correction method only when the CRC of the AIS message resulting from the conventional receiver is incorrect.
Phase tracking method
The important phase fluctuations induced by the modulation index inaccuracy make the use of an NDA algorithm difficult (as it needs a large integration window to limit noise effect). A full complexity PSP approach [11, 12] (i.e., considering all trellis paths) is not appropriate here because of the huge number of states and paths in the trellis considered in this paper. One might think of using reduced complexity PSP [17] or tentative decision (TD) algorithms. However, since these algorithms consider a limited number of paths, the selection of these paths (according to their probability) at each symbol period makes these algorithms intractable in our application. The method investigated in this paper overcomes this complexity issue by applying the Viterbi algorithm to the extended trellis designed previously, and by including a phase term in the Euclidean distances used in the algorithm. The procedure described below explains how the algorithm selects a path reaching a given state (denoted as (B; β)) at time k + 1 from different possible states at time k. Note that all the following variables should be indexed by (B; β). However this notation has been omitted for clarity reasons.
Let (A; α) denote one of the possible states at time k. The squared Euclidean distance between the received signal up to time time k and the sequence of k symbols coming to the extended state (A; α) at time k is defined by 
and then by defining While a simple analytic solution exists for problem (8) , the algorithm can be speed up by discretizing the phase estimation problem. It means that one estimates the phase shift in the finite set {0, δ φ , 2δ φ , . . . , 2π − δ φ } instead of estimating it in the continuous set [0; 2π]. The quantizing step is defined by δ φ = 2π/N φ , where N φ is the number of possible phase values, which tunes the estimation accuracy. In this case, the research set I (A;α) k in (10) has to be replaced by the finite set I (A;α) k defined by
where the integer n φ is the integer part of ∆φ/δ φ . Note that φ 
and φ k,(A;α),b trans is the value of the phase which minimizes (12) . The discrete minimization simply reduces to find the minimum value among the 2n φ +1 values of ∆[k, (A; α), b, φ], which greatly speeds up the computation of ∆min[k, (A; α), b] (n φ is generally small, e.g., n φ ≤ 10 in the simulations presented below). Moreover, since the number of states is significant, the minimization (12) does not need to be computed for each state at a given time k. Indeed, there is only a small number of possible symbols m 
Bit stuffing consideration
The extended trellis presented above allows the CRC to be used as an error correction tool. However, it cannot take into account the possible presence of stuffing bits. Thus, one proposes to complete the extended trellis by introducing specific transitions, which are only used when a stuffing bit is received. The principle of these transitions consists of generating a change in the TC state when a stuffing bit is detected while keeping unchanged the CRC state. Indeed, since The proposed receiver is compared with the NDA algorithm and the algorithm presented in [9] that assumes a known phase shift.
the CRC is computed (at the transmitter side) before the bit stuffing procedure, the stuffing bits must not modify the CRC state. These specific transitions have been introduced in [9] .
Final state decision
Once the extended trellis has been designed, one has to determine the optimal path in this trellis. The proposed procedure is identical to the one described in [9] and is not recalled here for brevity.
SIMULATIONS
This section presents some simulation results obtained in different scenarios. The proposed algorithm and the algorithm presented in [9] (assuming the modulation index h and the phase shift are known) are illustrated and compared for all these scenarios. Moreover, the performance of the NDA algorithm [13] is also given for comparison. In the simulations, the messages are generated according to the AIS recommendation: they are composed of 168 information bits concatenated with a 16-bit CRC. The stuffing bits are then inserted. The frame is encoded with NRZI, and modulated in GMSK with a bandwidth-bit-time product parameter BT = 0.4. The generator polynomial for CRC computation is G(x) = x 16 + x 12 + x 5 + 1. An additive white Gaussian noise (AWGN) channel is considered. In this paper, one assumes perfect carrier and timing recovery. The first scenario involves a fluctuating phase, while an inaccurate modulation index h is considered in the second scenario.
Phase fluctuations
The first scenario considered in this paper consists of a phase fluctuation of the AIS transmitter which can be due to a temperature variation of the modulator components. In order to simulate this fluctuating phase, a phase shift is applied to the signal at the generator output. This phase rotates randomly between symbols with a standard deviation of σ = 1
• and remains constant during the symbols. For this simulation, ∆φ used in (10) -(11) is set to 4
• and the integration time of the NDA estimator corresponds to 30 symbols. Fig. 1 shows the packet error rate (PER) curves for the different methods. The proposed receiver slightly outperforms the NDA method. Its performance is also close to that obtained with a known phase shift (which can be considered as the optimal performance). The gain with respect to the receiver without phase tracking is larger than 1 dB for an ES/N0 higher than 4 dB. Fig. 2 . PER for an inaccurate modulation index h. The proposed receiver is compared with the NDA algorithm and the algorithm presented in [9] that assumes a known h.
Inaccurate modulation index
To simulate an incorrect modulation index in the transmitter, the modulations have been generated using h = 0.45 (instead of 0.5 specified by the AIS recommendation). Two cases are investigated in this paper: i) h is estimated using the AIS preamble and a crosscorrelation method, and the parameter ∆φ is set to 4
• ; ii) h is not estimated, and the value given by the AIS recommendation (h = 0.5) is used in the algorithm. In that case, one sets ∆φ = 10
• . Due to the fast phase rotation induced by the modulation index inaccuracy, the integration time of the NDA estimator should be short. It has been set to 8 symbols in all experiments.
The performance of the proposed receiver for an inaccurate modulation index h is shown in Fig. 2 . A significant improvement is obtained with respect to the NDA algorithm especially when the modulation index is estimated using the AIS preamble. The performance with and without estimation of h are 2.5 dB and 1 dB better than those of the NDA algorithm. Moreover, they are about 0.5 dB and 2 dB above those obtained with known modulation index. This figure illustrates the fact that the proposed method outperforms the usual NDA approach in the situation (encountered in the AIS system) where the actual modulation index deviates from its nominal value.
CONCLUSION
This paper presented a demodulation algorithm coupled with a phase tracking procedure for AIS signals received by a satellite (with unknown phase shift and modulation index). This algorithm based on an extended trellis jointly estimates the phase shift, detects and removes the stuffing bits, and demodulates the information bits. Simulations showed that the proposed method performs better than the NDA phase recovery algorithm. Future works will concentrate on the time-delay estimation and multi-user transmissions.
RELATION TO PRIOR WORK
The reception of AIS signals by satellite is a very active subject [3] [4] [5] [6] [7] [8] which led us to propose new transmission error correction methods [9, 18] . This paper is considering a more realistic model for AIS signals including an unknown (possibly time-varying) phase. The performance of the resulting joint phase-recovery and demodulation decoding algorithm is shown to be very promising.
